Compiler Backend Generation for Application Specific Instruction Set Processors
No abstract available.
Related papers
- Certified and efficient instruction scheduling: application to interlocked VLIW processors OOPSLA 2020
- VEGA: Automatically Generating Compiler Backends using a Pre-trained Transformer Model CGO 2025
- Compiling for automatically generated instruction set extensions CGO 2012
- A Multi-level Compiler Backend for Accelerated Micro-kernels Targeting RISC-V ISA Extensions CGO 2025
- Synthesizing Instruction Selection Back-Ends from ISA Specifications Made Practical CGO 2026
- Dynamic compilation of data-parallel kernels for vector processors CGO 2012
- FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths CGO 2004
- IGC: The Open Source Intel Graphics Compiler CGO 2019