Design Verification of a Microprocessor Using Branching Time Regular Temporal Logic
Abstract elided by the publisher.
Related papers
- Formal Verification of Speed-Dependent Asynchronous Cicuits Using Symbolic Model Checking of branching Time Regular Temporal Logic CAV 1991
- Branching Time Regular Temporal Logic for Model Checking with Linear Time Complexity CAV 1990
- Automatic Verification of Finite State Concurrent Systems Using Temporal Logic Specifications: A Practical Approach POPL 1983
- Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications TOPLAS 1986
- The Temporal Logic of Branching Time POPL 1981
- Structural Operational Semantics for Functional and Security Verification of Pipelined Processors CAV 2025
- "Sometimes" and "Not Never" Revisited: On Branching Versus Linear Time POPL 1983
- Algebraic Temporal Effects: Temporal Verification of Recursively Typed Higher-Order Programs POPL 2025