Towards a Verification Technique for Large Synchronous Circuits
Abstract elided by the publisher.
Related papers
- Partial Order Reduction for Deep Bug Finding in Synchronous Hardware TACAS 2020
- Verifying Quantum Circuits with Level-Synchronized Tree Automata POPL 2025
- Verification of Recursively Defined Quantum Circuits PLDI 2026
- An Automata-Based Framework for Verification and Bug Hunting in Quantum Circuits PLDI 2023
- Parameterized Verification of Quantum Circuits POPL 2026
- ABC: An Academic Industrial-Strength Verification Tool CAV 2010
- Automated Verification of Consistency in Zero-Knowledge Proof Circuits CAV 2025
- AMulet 2.0 for Verifying Multiplier Circuits TACAS 2021