Loop-Aware Instruction Scheduling with Dynamic Contention Tracking for Tiled Dataflow Architectures
No abstract available.
Related papers
- On-chip cache hierarchy-aware tile scheduling for multicore machines CGO 2011
- Register allocation and promotion through combined instruction scheduling and loop unrolling CC 2016
- Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors PPoPP 2009
- Energy-Aware Tile Size Selection for Affine Programs on GPUs CGO 2024
- Transforming loop chains via macro dataflow graphs CGO 2018
- Locality aware concurrent start for stencil applications CGO 2015
- Constructing Virtual Architectures on a Tiled Processor CGO 2006
- Let It Flow: A Formally Verified Compilation Framework for Asynchronous Dataflow PLDI 2026