Using Multiple Memory Access Instructions for Reducing Code Size
No abstract available.
Related papers
- Model Checking C/C++ with Mixed-Size Accesses POPL 2025
- Postiz: Extending Post-increment Addressing for Loop Optimization and Code Size Reduction CGO 2025
- JITSPMM: Just-in-Time Instruction Generation for Accelerated Sparse Matrix-Matrix Multiplication CGO 2024
- Optimization Opportunities Created by Global Data Reordering CGO 2003
- Storage Assignment to Decrease Code Size TOPLAS 1996
- Convergence and scalarization for data-parallel architectures CGO 2013
- A Max-SMT Superoptimizer for EVM handling Memory and Storage TACAS 2022
- Efficient and Correct Execution of Parallel Programs that Share Memory TOPLAS 1988