Blind Optimization for Exploiting Hardware Features
No abstract available.
DOI 10.1007/978-3-642-00722-4_18
Related papers
- Dynamic Trace Selection Using Performance Monitoring Hardware Sampling CGO 2003
- Pin or Fuse? Exploiting Scratchpad Memory to Reduce Off-Chip Data Transfer in DNN Accelerators CGO 2023
- Optimization for the Intel® Itanium ®Architectur Register Stack CGO 2003
- Breadth-first numbering: lessons from a small exercise in algorithm design ICFP 2000
- Lava: Hardware Design in Haskell ICFP 1998
- How a Java VM can get more from a hardware performance monitor OOPSLA 2009
- Optimizing communication overlap for high-speed networks PPoPP 2007
- Exploiting Sophisticated Static Analysis for Verilog PLDI 2026