Control Flow Emulation on Tiled SIMD Architectures
No abstract available.
Related papers
- SIMD parallelization of applications that traverse irregular data structures CGO 2013
- Exploiting recent SIMD architectural advances for irregular applications CGO 2016
- Relaxing SIMD Control Flow Constraints using Loop Transformations PLDI 1992
- swSpTRSV: a fast sparse triangular solve with sparse level tile layout on sunway architectures PPoPP 2018
- Register allocation for Intel processor graphics CGO 2018
- Partial control-flow linearization PLDI 2018
- From Threads to Tiles: T2T, a Compiler for CUDA-to-NPU Translation via 2D Vectorization CGO 2026
- Constructing Virtual Architectures on a Tiled Processor CGO 2006