Programming with hardware lock elision
Abstract
We present a simple yet effective technique for improving performance of lock-based code using the hardware lock elision (HLE) feature in Intel's upcoming Haswell processor.
Related papers
- Refined transactional lock elision PPoPP 2016
- Lock elision for read-only critical sections in Java PLDI 2010
- Hybrid STM/HTM for nested transactions on OpenJDK OOPSLA 2016
- Write barrier elision for concurrent garbage collectors ISMM 2004
- Runtime elision of transactional barriers for captured memory PPoPP 2013
- POSTER: State Teleportation via Hardware Transactional Memory PPoPP 2017
- Semiring optimizations: dynamic elision of expressions with identity and absorbing elements OOPSLA 2020
- Eliminating global interpreter locks in ruby through hardware transactional memory PPoPP 2014