Stretching the capacity of hardware transactional memory in IBM POWER architectures

Abstract

The hardware transactional memory (HTM) implementations in commercially available processors are significantly hindered by their tight capacity constraints. In practice, this renders current HTMs unsuitable to many real-world workloads of in-memory databases.