From Processor Timing Specifications to Static Intruction Scheduling
Abstract elided by the publisher.
Related papers
- Improving Quasi-Dynamic Schedules through Region Slip CGO 2003
- FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths CGO 2004
- Combinatorial Register Allocation and Instruction Scheduling TOPLAS 2019
- Adaptive scheduling with parallelism feedback PPoPP 2006
- Scheduling time-constrained instructions on pipelined processors TOPLAS 2001
- Qubit Movement-Optimized Program Generation on Zoned Neutral Atom Processors CGO 2025
- Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors PPoPP 2009
- Automatic instruction scheduler retargeting by reverse-engineering PLDI 2006