Formal Design of Fault Detection and Identification Components Using Temporal Epistemic Logic
Abstract elided by the publisher.
Related papers
- Safraless Synthesis for Epistemic Temporal Specifications CAV 2014
- Fault-tolerant functional reactive programming (extended version) JFP 2020
- E-QED: Electrical Bug Localization During Post-silicon Validation Enabled by Quick Error Detection and Formal Methods CAV 2017
- Second-Order Hyperproperties CAV 2023
- VerifAI: A Toolkit for the Formal Design and Analysis of Artificial Intelligence-Based Systems CAV 2019
- Synthesis of Self-Stabilising and Byzantine-Resilient Distributed Systems CAV 2016
- Fault-tolerant typed assembly language PLDI 2007
- Identification of logically related heap regions ISMM 2009