TACAS 2007VCEGAR: Verilog CounterExample Guided Abstraction RefinementHimanshu Jain, Daniel Kroening, Natasha Sharygina, Edmund M. ClarkePDFDOI 10.1007/978-3-540-71209-1_45dblpBibTeXAbstract elided by the publisher.