A Hoare Logic for SIMT Programs
No abstract available.
DOI 10.1007/978-3-319-03542-0_5
Related papers
- On the Correctness of the SIMT Execution Model of GPUs ESOP 2012
- SIMT-Step Execution: A Flexible Operational Semantics for GPU Subgroup Behavior PLDI 2026
- Speculative reconvergence for improved SIMT efficiency CGO 2020
- DARM: Control-Flow Melding for SIMT Thread Divergence Reduction CGO 2022
- Hoare Logic for Realistically Modelled Machine Code TACAS 2007
- A Hoare Logic for the Coinductive Trace-Based Big-Step Semantics of While ESOP 2010
- Relational Hoare Logic for High-Level Synthesis of Hardware Accelerators ESOP 2026
- Encode the ∀∃ Relational Hoare Logic into Standard Hoare Logic OOPSLA 2025