Formal Verification of Digital Circuits Using Symbolic Ternary System Models
Abstract elided by the publisher.
Related papers
- Efficient Modeling of Memory Arrays in Symbolic Ternary Simulation TACAS 1998
- Derivation of a logarithmic time carry lookahead addition circuit JFP 2004
- Approximately Bisimilar Symbolic Models for Digital Control Systems CAV 2012
- Formal Verification of Digital Systems, from ASICs to HW/SW Codesign - a Pragmatic Approach CAV 1997
- Automated Formal Synthesis of Digital Controllers for State-Space Physical Plants CAV 2017
- Formal Semantics and Verification of Network-Based Biocomputation Circuits VMCAI 2021
- Applicative Programming and Digital Design POPL 1984
- Equivalence Checking of Quantum Circuits via Path-Sum and Weighted Model Counting TACAS 2026