Automatic Verification of Extensions of Hardware Descriptions
No abstract available.
Related papers
- Lava: Hardware Design in Haskell ICFP 1998
- Formal verification of high-level synthesis OOPSLA 2021
- Formal Verification of Hardware Synthesis CAV 2013
- Automatic Test Case Generation for Jasper App HDL Compiler: An Industry Experience CC 2025
- The Z-polyhedral model PPoPP 2007
- A Typing Discipline for Hardware Interfaces ECOOP 2019
- Pantomime: Constructive Leakage Proofs via Simulation PLDI 2026
- TDL: A Hardware Description Language for Retargetable Postpass Optimizations and Analyses GPCE 2003