Vectorized Symbolic Model Checking of Computation Tree Logic for Sequential Machine Verification
Abstract elided by the publisher.
Related papers
- Vectorized Model Checking for Computation Tree Logic CAV 1990
- Software model checking using languages of nested trees TOPLAS 2011
- Verifying PETSc Vector Components Using CIVL CAV 2025
- Formal Verification of Speed-Dependent Asynchronous Cicuits Using Symbolic Model Checking of branching Time Regular Temporal Logic CAV 1991
- Islaris: verification of machine code against authoritative ISA semantics PLDI 2022
- Model checking of hierarchical state machines TOPLAS 2001
- Symbolic Simulation, Model Checking and Abstraction with Partially Ordered Boolean Functional Vectors CAV 2004
- SMLP: Symbolic Machine Learning Prover CAV 2024