Compile-time dynamic voltage scaling settings: opportunities and limits
No abstract available.
Related papers
- Fix the code. Don't tweak the hardware: A new compiler approach to Voltage-Frequency scaling CGO 2014
- Reducing NoC energy consumption through compiler-directed channel voltage scaling PLDI 2006
- Multiversioned decoupled access-execute: the key to energy-efficient compilation of general-purpose programs CC 2016
- Keep calm and react with foresight: strategies for low-latency and energy-efficient elastic data stream processing PPoPP 2016
- Heterogeneous Clustered VLIW Microarchitectures CGO 2007
- goSLP: globally optimized superword level parallelism framework OOPSLA 2018
- A Deep Technical Review of nZDC Fault Tolerance CC 2025
- Using multiple energy gears in MPI programs on a power-scalable cluster PPoPP 2005