Latency hiding through multithreading on a network processor
Abstract
No abstract available.
DOI 10.1145/1229428.1229451
Related papers
- High-performance IPv6 forwarding algorithm for multi-core and multithreaded network processor PPoPP 2006
- Pipelined Execution of Critical Sections Using Software-Controlled Caching in Network Processors CGO 2007
- Optimization principles and application performance evaluation of a multithreaded GPU using CUDA PPoPP 2008
- Relaxed dependence tracking for parallel runtime support CC 2016
- Optimizing off-chip accesses in multicores PLDI 2015
- "MAMA!": a memory allocator for multithreaded architectures PPoPP 2006
- Dynamic Look Ahead Compilation: A Technique to Hide JIT Compilation Latencies in Multicore Environment CC 2009
- Thread to strand binding of parallel network applications in massive multi-threaded systems PPoPP 2010