Experience on optimizing irregular computation for memory hierarchy in manycore architecture
Abstract
No abstract available.
DOI 10.1145/1345206.1345255
Related papers
- Programming the memory hierarchy revisited: supporting irregular parallelism in sequoia PPoPP 2011
- Hosting an object heap on manycore hardware: an exploration DLS 2009
- Exploiting recent SIMD architectural advances for irregular applications CGO 2016
- Enhancing computation-to-core assignment with physical location information PLDI 2018
- Decoupling Data Layouts from Bounding Volume Hierarchies PLDI 2026
- Optimizing N-dimensional, winograd-based convolution for manycore CPUs PPoPP 2018
- The myrmics memory allocator: hierarchical, message-passing allocation for global address spaces ISMM 2012
- Data layout optimization for GPGPU architectures PPoPP 2013