Hardware and Software Synthesis, Optimization, and Verification from Esterel Programs
No abstract available.
Related papers
- Safety Property Verification of ESTEREL Programs and Applications to Telecommunications Software CAV 1995
- Formal verification of high-level synthesis OOPSLA 2021
- XEVE, an ESTEREL Verification Environment CAV 1998
- Compositional Semantics of ESTEREL and Verification by Compositional Reductions CAV 1994
- A Synchronous Effects Logic for Temporal Verification of Pure Esterel VMCAI 2021
- R2U2 Version 3.0: Re-Imagining a Toolchain for Specification, Resource Estimation, and Optimized Observer Generation for Runtime Verification in Hardware and Software CAV 2023
- UCLID5: Multi-modal Formal Modeling, Verification, and Synthesis CAV 2022
- ILAng: A Modeling and Verification Platform for SoCs Using Instruction-Level Abstractions TACAS 2019