Scaling Up Livelock Verification for Network-on-Chip Routing Algorithms
Abstract elided by the publisher.
Related papers
- Efficient Verification of Network Fault Tolerance via Counterexample-Guided Refinement CAV 2019
- Profile-driven energy reduction in network-on-chips PLDI 2007
- Probabilistic Verification for Modular Network-on-Chip Systems VMCAI 2026
- Scaling network verification using symmetry and surgery POPL 2016
- Modular Control Plane Verification via Temporal Invariants PLDI 2023
- A bounded memory allocator for software-defined global address spaces ISMM 2016
- Fighting Livelock in the i-Protocol: A Comparative Study of Verification Tools TACAS 1999
- Resilient Capacity-Aware Routing TACAS 2021