Logic Synthesis and Design Verification
No abstract available.
Related papers
- ABC: An Academic Industrial-Strength Verification Tool CAV 2010
- Automating Unrealizability Logic: Hoare-Style Proof Synthesis for Infinite Sets of Programs OOPSLA 2024
- Verifying a Logic Synthesis Tool in Nuprl: A Case Study in Software Verification CAV 1992
- Toward Neural-Network-Guided Program Synthesis and Verification SAS 2021
- HOLL: Program Synthesis for Higher Order Logic Locking TACAS 2022
- QuteRTL: Towards an Open Source Framework for RTL Design Synthesis and Verification TACAS 2012
- VerifAI: A Toolkit for the Formal Design and Analysis of Artificial Intelligence-Based Systems CAV 2019
- Program Synthesis for Program Analysis TOPLAS 2018