v2c - A Verilog to C Translator
No abstract available.
Related papers
- VCEGAR: Verilog CounterExample Guided Abstraction Refinement TACAS 2007
- The Essence of Verilog: A Tractable and Tested Operational Semantics for Verilog OOPSLA 2023
- Verilog HDL and its ancestors and descendants HOPL 2020
- The Simulation Semantics of Synthesisable Verilog OOPSLA 2025
- Lutsig: a verified Verilog compiler for verified circuit development CPP 2021
- Revamping Verilog Semantics for Foundational Verification OOPSLA 2025
- VeriEQ: Finding Verilog Simulators and Synthesizers Bugs with Equivalence Circuit Transformation OOPSLA 2026
- Exploiting Sophisticated Static Analysis for Verilog PLDI 2026